GPU Acceleration of MPAS Physics Schemes Using OpenACC

Jae Youp Kim^{1,2}, Ji-Sun Kang¹, and Minsu Joh^{1,2}

¹Disaster Management HPC Technology Research Center, KISTI, Korea ²University of Science and Technology, Korea





Contents

- 1. Introduction
- 2. MPAS and its physics
- 3. GPU acceleration
- 4. Performance

5. Summary

Introduction

- KISTI has been collaborating on a development of MPAS with NCAR MMM since 2014.
- One of recent collaborative research topics is GPU acceleration of MPAS.
 - For the development of MPAS GPU code, we have also discussed with CISL since Dec. in 2015.



Dynamics: CISL Physics (WRF): KISTI Integration of Dynamics and Physics: CISL

• We have made progress in the GPU acceleration of physics schemes of MPAS.

KISTI's GPU systems

:2 * 20 = 40

4/21



MPAS



MPAS Unstructured Voronoi (hexagonal) grid

- Good scaling on massively parallel computers
- No pole problems



MPAS Smooth grid refinement on a conformal mesh

- Increased accuracy and flexibility for variable resolution applications
- No abrupt mesh transitions.

Adopted from MPAS tutorial

Multicore 7 Workshop

Profiling computing time of MPAS



- Quasi-uniform 60-km resolution (163,842 cells)
- Δt=180 sec
- 41 vertical layers
- Attorradiation scheme=30 min

Profiling computing time of MPAS



- 60-15 km variable resolution (535,554 cells)
- □ ∆t=30 sec
- 41 vertical layers
- Attorradiation scheme=30 min

MPAS physics

- Surface Layer: Monin-Obukhov, MYNN
- PBL: YSU, MYNN
- Land Surface Model: Noah LSM
- Gravity Wave Drag: YSU GWDO
- Convection: Kain-Fritsch, Tiedtke, New Tiedtke, Grell-Freitas
- Microphysics: WSM6, Thompson, Kessler
- Radiation: RRTMG Short Wave, RRTMG Long Wave, CAM
- ... etc.(cloud fraction....)
- **RED : Ported on GPU**
- **BLUE : Plan to port on GPU**

Multicore 7 Workshop

10cm maximum Radar reflectivity



CUDA & OpenACC



Parallelization of MPAS physics on GPU



Difference between WRF and MPAS



On-Chips memory for MPAS physics

MX								Ins	tructio	on <u>Ca</u>	che									
Warp Scheduler Dispatch Dispatch					Warp Scheduler					Warp Scheduler Dispatch Dispatch						Warp Scheduler				
					Dispatch Dispatch				Dispatch Dispatch											
				Regi	ster	File (65,536	x 32-	bit G	K110) (1;	31,07	2 x32-t	oit Gł	(210))				
÷	+	+	+	+	+	-	+	+	+	+	+	+	+	+	+	+	+	÷	+	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core		Core	DP Unit	Core		Core	DP Unit	LD/ST	SFU	Core			DP Unit		Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core		Core	Core		DP Unit	LD/ST	SFU	Core		Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core		Core		Core		Core	DP Unit	LD/ST		Core			DP Unit			Core		LD/ST	SFU	
Coré	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
								Inter	conne	ct Ne	lwork									
	(64 KI	B Share	ed Me	emor	y / L1								ory /	L1 C	ache	GK21))		
			-			Tour	48 K	Re:	_			ache				-	-	-		
	Tex Mu	Itic	Tex Or q ex		ork	Tex	n	Tex Tex			Tex Tex		Te> Te>			Tex Div	@KIS	Tex		

- GPU has cache memory on their chips.
- Shared memory and L1 cache memory shared on-chips memory.
- GPU code developer can adjust how many shared memory allocate on on-chips memory.
- We have not used shared memory for parallelization because the number of variables in MPAS physics are too many to estimate when & how much shared memory needs and those variables are not usually reused.

OpenACC routine directives



- OpenACC directives allow a kernel function to call other kernel functions using routine directives.
- Unfortunately, any functions cannot be called within a GPU kernel in MPAS model which has complex structure.

Multicore 7 Workshop

Subroutine inlining



Performance of GPU acceleration - Result

(CPU 32 cores vs. CPU 4 cores + 4 GPUs)



PGI-17.5, 60km resolution(163,842 cells), dt=180s, 1 day forecast Haswell E5-2698 v3 @ 2.30GHz, dual socket 16-core NVIDIA Tesla P100

Speed-up factor of MPAS physics



Future work



- MPAS physics schemes are linked on MPAS model through MPAS physics drivers.
- We will port both of physics drivers and physics schemes on GPU.

Future work

- We will port other physics schemes which are RRTMG (Short Wave/Long wave) radiation and YSU GWDO schemes on GPU.
- Verification is also very important issue for community to accept our new code (not producing spurious bias in the simulation), so we will carefully verify our codes using the verification method as we presented at MultiCore 6 Workshop.

Summary

- We succeeded in porting WSM6, New Tiedtke, YSU PBL, and the performance looks very encouraging.
- Shared memory was not used for GPU parallelization of MPAS physics due to MPAS physics variables that are not predictable for using shared memory.
- OpenACC routine directives are not working on MPAS model, so we have applied subroutine inlining for efficient parallelization.
 Multicore 7 Workshop

Thank You!

Please e-mail me If you have question. kimjy10@kisti.re.kr



